Abstract-This paper presents a new design approach for a where y is the bulk-threshold parameter, d is the small-signal rail-to-rail bulk-driven input stage using a standard single-well transconductance parameter, IDS is the drain current, and (n-well in this paper) CMOS technology. This input stage can 21'F| is the surface potential. The gmbs is typically only 20-provide nearly constant transconductance and constant slew 4000 of the gate-driven transconductance [4] . However, the rate over the entire input common-mode voltage, operating beauty of a bulk-driven MOSFET is that it removes the with a wide supply voltage ranging from sub 1-volt threshold voltage constraint. This property makes the bulk-(VTO+3VDSsat) to the maximum allowed for the CMOS process, driven approach worthy of development to improve its as well as preventing latch-up.
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performance.
So far three proposals are available for improving the gm I. INTRODUCTION variation of the Bulk-Driven Differential Pair (BDDP) -the Lowering of the supply voltage in portable electronics complementary BDDP [5] , the Replica-Biased Scheme has always been a priority for many years, as it allows (RBS) [5] , and the feedback techniques [6] . The reduction in the number of battery cells rendering the complementary BDDP technique utilizes the complementary products more compact and light, and leading to decreased behavior of the pairs to reduce the g,m variation. However, a power consumption of the digital circuits. However, in special CMOS technology (e.g. a twin-well process) is analog circuits, particularly op-amps in unity-gain required for the implementation. The RBS, as illustrated in configuration, lowering the supply voltage degrades the Fig. 1, biases [2] , floating-gate [3] , and the bulk-driven [4] techniques. vss At the present time, the bulk-driven technique is probably Figure 1 . The bulk-driven RBS proposed in [5] the least popular, since the transconductance of a bulk-driven MOSFET (gmhs) is dependent on the bulk-to-source voltage This paper presents a new bulk-driven rail-to-rail input (VBs). The level-i model of the gmbs is given by:
stage using a standard single-well (n-well in this paper) The device sizes of pair-I are all the same, and the same
The simulation confirmed the rail-to-rail ICMR operation dc current runs through each device when the pair is (VDD-VSDsat]4 to VSS+VDssatO7 precisely). Fig.3 and Fig. 5 selected. This leads MP03 to be the replica of the input pair, show the simulation results of the open-loop gain frequency and VBS1,2 to be equal to VGS3 (= constant). The same response and the effective tail current of the op-amp in Fig. argument goes to pair-2 except that VBS5,6 would be zero 4, which indicate that both characteristics are nearly VJCM instead. The pair-I would be operational for the ICMR independent. Fig. 6 
a major impact in the g,m variation according to (1). Fig. 7  1 s ' shows the simulation results of VSB1 and VSB5 versus VJCM.
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